



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/714,801	11/17/2003	Yun-Ho Choi	SAM-0486	2965

7590 05/22/2006

Steven M. Mills
MILLS & ONELLE LLP
Suite 605
Eleven Beacon Street
Boston, MA 02108

EXAMINER

GRAYBILL, DAVID E

ART UNIT	PAPER NUMBER
----------	--------------

2822

DATE MAILED: 05/22/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

8/

Office Action Summary	Application No. 10/714,801	Applicant(s) CHOI ET AL.	
	Examiner David E. Graybill	Art Unit 2822	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 February 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) 13 and 14 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12 and 15-18 is/are rejected.
- 7) ☒ Claim(s) 8 and 18 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 10 February 2005 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the feature, "solder bump," of claims 6, 10 and 16 must be shown or the feature canceled from the claims.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

The amendment filed 2-10-6 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is all of the amendments to the drawings and the specification, except for the claims. To further clarify, the original disclosure discloses that the solder bumps are "not shown" in the drawings, therefore, the drawing structures labeled 215, 415, 615 and 815 cannot be identified as the solder bumps.

Claims 8 and 18 objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claim 1 is rejected under 35 U.S.C. 102(e) as being clearly anticipated by Corisis (6607937).

At column 4, line 45 to column 5, line 25; and column 5, line 60 to column 6, line 37 Corisis discloses

A multi-chip package comprising: a first semiconductor chip 423a, 424a which shows good results when tested for reliability after being assembled at a package level; at least one second semiconductor chip 424b which is in a wafer level configuration and is stacked on the first semiconductor chip via stacking means "adhesive," wherein a back surface of the first semiconductor chip abuts a back surface of the second semiconductor chip; a first connecting unit attached to a surface opposite the back surface of the first semiconductor chip 443a for electrically connecting the first semiconductor chip to an external system 430; and a second connecting unit 443b attached to at a surface opposite the back surface of the second semiconductor chip, for electrically connecting the second semiconductor chip to the external system, wherein the first connecting unit is different from the second connecting unit.

To further clarify, Corisis discloses that the back surface abuts the back surface because Corisis discloses that the back surface touches (is in contact with (at least indirectly)) along a border with the back surface. To further afford applicant the benefit of compact prosecution, it is noted that

there is no support in the original disclosure for the scope of the term abuts to be limited to wherein the back surface is in direct contact with the back surface because the original disclosure discloses adhesive between the surfaces, and such a limitation is not otherwise originally disclosed.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 2-4, 9 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Corisis as applied to claim 1, and further in combination with Bolkin (6798057).

As cited, Corisis discloses a printed circuit board 430 for the multi-chip package, which includes bonding pads 431a to which the first connecting unit and the second connecting unit are connected; a molding compound 423c for fastening the first and second semiconductor chips and protecting the first and second semiconductor chips from the external environment; wherein the stacking means are an adhesive; wherein the package type of the first semiconductor chip is a BGA.

However, Corisis does not appear to explicitly disclose pins for connecting the bonding pads to the external system.

Nonetheless, at column 4, line 63 to column 5, line 12, Bolkin discloses "TQFP's" and TQFP's inherently have pins for connecting to external systems. Moreover, it would have been obvious to combine this disclosure of Bolkin with the disclosure of Corisis because it would provide electrical connectivity of the printed circuit board bonding pads to external power sources and components.

Also, Corisis does not appear to explicitly disclose; wherein the package type of the first semiconductor chip is a Thin Quad Flat package (TQFP) or a Super Thin Small Outline Package (STSOP).

Still, as cited, Corisis discloses that the package type of the first semiconductor chip is a ball grid array. Furthermore, as cited, Bolkin discloses that a ball grid array and a TQFP are alternatives and equivalents;

therefore, it would have been obvious to substitute the TQFP of Bolkin for the ball grid array of Corisis. See *In re May* (CCPA) 136 USPQ 208 (It is our opinion that the substitution of Wille's type seal for the cement of Hallauer in Figure 1 would be obvious to persons of ordinary skill in the art from the disclosures of these references, merely involving an obvious selection between known alternatives in the art and the application of routine technical skills.); *In re Cornish* (CCPA) 125 USPQ 413; *In re Soucy* (CCPA) 153 USPQ 816; *Sabel et al. v. The Wickes Corporation et al.* (DC SC) 175 USPQ 3; *Ex parte Seiko Koko Kabushiki Kaisha Co.* (BdPatApp&Int) 225 USPQ 1260; and *Ex parte Rachlin* (BdPatApp&Int) 151 USPQ 56. See also *Smith v. Hayashi*, 209 USPQ 754 (Bd. of Pat. Inter. 1980) (However, there was evidence that both phthalocyanine and selenium were known photoconductors in the art of electrophotography. "This, in our view, presents strong evidence of obviousness in substituting one for the other in an electrophotographic environment as a photoconductor." 209 USPQ at 759.). An express suggestion to substitute one equivalent component or process for another is not necessary to render such substitution obvious. *In re Fout*, 675 F.2d 297, 213 USPQ 532 (CCPA 1982). "It is prima facie obvious to combine two compositions each of which is taught by the prior art to be useful for the same purpose, in order to form a third composition to be used for the very same purpose.... [T]he idea of combining them flows

logically from their having been individually taught in the prior art." In re Kerkhoven, 626 F.2d 846, 850, 205 USPQ 1069, 1072 (CCPA 1980) (citations omitted). See also In re Crockett, 279 F.2d 274, 126 USPQ 186 (CCPA 1960); Ex parte Quadranti, 25 USPQ2d 1071 (Bd. Pat. App. & Inter. 1992).

Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Corisis and Bolkin as applied to claim 4, and further in combination with Koh (6737738).

Corisis and Bolkin do not appear to explicitly disclose wherein the package type of the first semiconductor chip is a Fine Ball Grid Array (FBGA) or a Wafer-Level Chip Size Package (W-CSP).

Nevertheless, as cited, Corisis discloses that the package type of the first semiconductor chip is a ball grid array. Further, at column 4, lines 13-23, Koh discloses wherein the package type of the first semiconductor chip 22 is a Fine Ball Grid Array (FBGA). Therefore, it would have been obvious to combine this disclosure with the disclosure of Corisis because it would facilitate provision of the ball grid array of Corisis.

Claims 6-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Corisis, Bolkin and Koh as applied to claim 5, and further in combination with Yanagida (20010042923) and Jiang (6906415).

Corisis, Bolkin and Koh do not appear to explicitly disclose wherein the first connecting unit is a solder bump for connecting solder balls of the FBGA or the W-CSP to the bonding pads of the printed circuit board.

Regardless, at paragraph 127, Yanagida discloses wherein the first connecting unit is a solder bump 119 for connecting solder balls 116b of a BGA 110 to the bonding pads 211 of the printed circuit board 210. In addition, it would have been obvious to combine this disclosure of Yanagida with the disclosure of Corisis, Bolkin and Koh because it would facilitate electrical connection.

Also, Corisis, Bolkin, Koh and Yanagida do not appear to explicitly disclose that the second connecting unit is bonding wires for connecting pads of the second semiconductor chip to the bonding pads of the printed circuit board.

Notwithstanding, as cited, Corisis discloses that the second connecting unit is "pins." Furthermore, in claim 53, Jiang discloses that pins and bonding wires are alternatives and equivalents; therefore, it would have been obvious to substitute the bonding wires of Jiang for the pins of Corisis. See *In re May* (CCPA) 136 USPQ 208 (It is our opinion that the substitution of Wille's type seal for the cement of Hallauer in Figure 1 would be obvious to persons of ordinary skill in the art from the disclosures of these references, merely involving an obvious selection between known

alternatives in the art and the application of routine technical skills.); In re Cornish (CCPA) 125 USPQ 413; In re Soucy (CCPA) 153 USPQ 816; Sabel et al. v. The Wickes Corporation et al. (DC SC) 175 USPQ 3; Ex parte Seiko Koko Kabushiki Kaisha Co. (BdPatApp&Int) 225 USPQ 1260; and Ex parte Rachlin (BdPatApp&Int) 151 USPQ 56. See also Smith v. Hayashi, 209 USPQ 754 (Bd. of Pat. Inter. 1980) (However, there was evidence that both phthalocyanine and selenium were known photoconductors in the art of electrophotography. "This, in our view, presents strong evidence of obviousness in substituting one for the other in an electrophotographic environment as a photoconductor." 209 USPQ at 759.). An express suggestion to substitute one equivalent component or process for another is not necessary to render such substitution obvious. In re Fout, 675 F.2d 297, 213 USPQ 532 (CCPA 1982). "It is prima facie obvious to combine two compositions each of which is taught by the prior art to be useful for the same purpose, in order to form a third composition to be used for the very same purpose.... [T]he idea of combining them flows logically from their having been individually taught in the prior art." In re Kerkhoven, 626 F.2d 846, 850, 205 USPQ 1069, 1072 (CCPA 1980) (citations omitted). See also In re Crockett, 279 F.2d 274, 126 USPQ 186 (CCPA 1960); Ex parte Quadranti, 25 USPQ2d 1071 (Bd. Pat. App. & Inter. 1992).

Corisis, Koh, Yanagida and Jiang also do not appear to explicitly disclose wherein the package type of the printed circuit board is a Ball Grid Array (BGA).

Still, as cited, Bolkin discloses wherein the package type of the printed circuit board 202 is a Ball Grid Array (BGA). In addition, it would have been obvious to combine this disclosure of Bolkin with the disclosure of the applied prior art because it would provide electrical connectivity of the printed circuit board of the applied prior art to any external power sources and components.

Also, in the combination of applied prior art, Corisis discloses wherein the first semiconductor chip and the second semiconductor chip are stacked via the adhesive such that the back surface of the first semiconductor chip faces the back surface of the second semiconductor chip.

Claims 10-12 and 16-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Corisis and Bolkin as applied to claims 9 and 15, and further in combination with Yanagida (20010042923) and Jiang (6906415).

Corisis and Bolkin do not appear to explicitly disclose wherein the first connecting unit is a solder bump for connecting pins of the TQFP or the STSOP to the bonding pads of the printed circuit board.

Nonetheless, at column 2, line 50 to column 3, line 6, Nguyen discloses wherein the first connecting unit is a solder bump for connecting

pins of the TQFP 110 to the bonding pads 222 of the printed circuit board 210. Moreover, it would have been obvious to combine this disclosure of Nguyen with the disclosure of Corisis and Bolkin because it would facilitate electrical connection.

Also, Corisis and Bolkin do not appear to explicitly disclose that the second connecting unit is bonding wires for connecting pads of the second semiconductor chip to the bonding pads of the printed circuit board.

Notwithstanding, as cited, Corisis discloses that the second connecting unit is "pins." Furthermore, in claim 53, Jiang discloses that pins and bonding wires are alternatives and equivalents; therefore, it would have been obvious to substitute the bonding wires of Jiang for the pins of Corisis. See *In re May* (CCPA) 136 USPQ 208 (It is our opinion that the substitution of Wille's type seal for the cement of Hallauer in Figure 1 would be obvious to persons of ordinary skill in the art from the disclosures of these references, merely involving an obvious selection between known alternatives in the art and the application of routine technical skills.); *In re Cornish* (CCPA) 125 USPQ 413; *In re Soucy* (CCPA) 153 USPQ 816; *Sabel et al. v. The Wickes Corporation et al.* (DC SC) 175 USPQ 3; *Ex parte Seiko Koko Kabushiki Kaisha Co.* (BdPatApp&Int) 225 USPQ 1260; and *Ex parte Rachlin* (BdPatApp&Int) 151 USPQ 56. See also *Smith v. Hayashi*, 209 USPQ 754 (Bd. of Pat. Inter. 1980) (However, there was evidence that both

phthalocyanine and selenium were known photoconductors in the art of electrophotography. "This, in our view, presents strong evidence of obviousness in substituting one for the other in an electrophotographic environment as a photoconductor." 209 USPQ at 759.). An express suggestion to substitute one equivalent component or process for another is not necessary to render such substitution obvious. In re Fout, 675 F.2d 297, 213 USPQ 532 (CCPA 1982). "It is prima facie obvious to combine two compositions each of which is taught by the prior art to be useful for the same purpose, in order to form a third composition to be used for the very same purpose.... [T]he idea of combining them flows logically from their having been individually taught in the prior art." In re Kerkhoven, 626 F.2d 846, 850, 205 USPQ 1069, 1072 (CCPA 1980) (citations omitted). See also In re Crockett, 279 F.2d 274, 126 USPQ 186 (CCPA 1960); Ex parte Quadranti, 25 USPQ2d 1071 (Bd. Pat. App. & Inter. 1992).

Corisis, Yanagida and Jiang also do not appear to explicitly disclose wherein the package type of the printed circuit board is a BGA.

Still, as cited, Bolkin discloses wherein the package type of the printed circuit board 202 is a Ball Grid Array (BGA). In addition, it would have been obvious to combine this disclosure of Bolkin with the disclosure of the applied prior art because it would provide electrical connectivity of the

printed circuit board of the applied prior art to any external power sources and components.

Additionally, Corisis, Yanagida and Jiang do not appear to explicitly disclose wherein the package type of the printed circuit board is a TQFP.

Still, as cited, Bolkin discloses wherein the package type of the printed circuit board 202 is a TQFP. In addition, it would have been obvious to combine this disclosure of Bolkin with the disclosure of the applied prior art because it would provide electrical connectivity of the printed circuit board of the applied prior art to any external power sources and components.

Also, Corisis and Bolkin do not appear to explicitly disclose wherein the first connecting unit is a solder bump for connecting solder balls of the BGA to the bonding pads of the printed circuit board.

Regardless, at paragraph 127, Yanagida discloses wherein the first connecting unit is a solder bump 119 for connecting solder balls 116b of a BGA 110 to the bonding pads 211 of the printed circuit board 210. In addition, it would have been obvious to combine this disclosure of Yanagida with the disclosure of Corisis, Bolkin and Koh because it would facilitate electrical connection.

Corisis and Bolkin also do not appear to explicitly disclose that the second connecting unit is bonding wires for connecting pads of the second semiconductor chip to the bonding pads of the printed circuit board.

Notwithstanding, as cited, Corisis discloses that the second connecting unit is "pins." Furthermore, in claim 53, Jiang discloses that pins and bonding wires are alternatives and equivalents; therefore, it would have been obvious to substitute the bonding wires of Jiang for the pins of Corisis. See *In re May* (CCPA) 136 USPQ 208 (It is our opinion that the substitution of Wille's type seal for the cement of Hallauer in Figure 1 would be obvious to persons of ordinary skill in the art from the disclosures of these references, merely involving an obvious selection between known alternatives in the art and the application of routine technical skills.); *In re Cornish* (CCPA) 125 USPQ 413; *In re Soucy* (CCPA) 153 USPQ 816; *Sabel et al. v. The Wickes Corporation et al.* (DC SC) 175 USPQ 3; *Ex parte Seiko Koko Kabushiki Kaisha Co.* (BdPatApp&Int) 225 USPQ 1260; and *Ex parte Rachlin* (BdPatApp&Int) 151 USPQ 56. See also *Smith v. Hayashi*, 209 USPQ 754 (Bd. of Pat. Inter. 1980) (However, there was evidence that both phthalocyanine and selenium were known photoconductors in the art of electrophotography. "This, in our view, presents strong evidence of obviousness in substituting one for the other in an electrophotographic environment as a photoconductor." 209 USPQ at 759.). An express suggestion to substitute one equivalent component or process for another is not necessary to render such substitution obvious. *In re Fout*, 675 F.2d 297, 213 USPQ 532 (CCPA 1982). "It is prima facie obvious to combine two

compositions each of which is taught by the prior art to be useful for the same purpose, in order to form a third composition to be used for the very same purpose.... [T]he idea of combining them flows logically from their having been individually taught in the prior art." In re Kerkhoven, 626 F.2d 846, 850, 205 USPQ 1069, 1072 (CCPA 1980) (citations omitted). See also In re Crockett, 279 F.2d 274, 126 USPQ 186 (CCPA 1960); Ex parte Quadranti, 25 USPQ2d 1071 (Bd. Pat. App. & Inter. 1992).

Additionally, Corisis, Yanagida and Jiang do not appear to explicitly disclose wherein the package type of the printed circuit board is a TQFP.

Still, as cited, Bolkin discloses wherein the package type of the printed circuit board 202 is a TQFP. In addition, it would have been obvious to combine this disclosure of Bolkin with the disclosure of the applied prior art because it would provide electrical connectivity of the printed circuit board of the applied prior art to any external power sources and components.

Also, in the combination of applied prior art, Corisis discloses wherein the first semiconductor chip and the second semiconductor chip are stacked via the adhesive such that the back surface of the first semiconductor chip faces the back surface of the second semiconductor chip.

Applicant's remarks filed 2-10-6 have been fully considered and are adequately addressed by the rejections supra.

Applicant and the assignee of this application are required under 37 CFR 1.105 to provide the following information that the examiner has determined is reasonably necessary to the examination of this application.

In response to this requirement, please clarify the following:

In figures 2, 4, 6 and 8 there are unlabeled and otherwise undescribed elements. Specifically, below and within the shaded portion to which lead lines extend from reference characters 210, 410, 610 and 810, each drawing depicts an unshaded, unlabeled rectangular portion. Please identify what is being illustrated by these two portions, and cite the portions of the written disclosure that support this information. In addition, please clarify whether the unlabeled portion is a part of the first semiconductor chip structure, and if so, please clearly identify the structure and function of the two portions.

Applicant is reminded that the reply to this requirement must be made with candor and good faith under 37 CFR 1.56. Where applicant does not have or cannot readily obtain an item of required information, a statement that the item is unknown or cannot be readily obtained will be accepted as a complete reply to the requirement for that item.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a

first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

For information on the status of this application applicant should check PAIR: Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Alternatively, applicant may contact the File Information Unit at (703) 308-2733. Telephone status inquiries should not be directed to the examiner. See MPEP 1730VIC, MPEP 203.08 and MPEP 102.

Any other telephone inquiry concerning this communication or earlier communications from the examiner should be directed to David E. Graybill at (571) 272-1930. Regular office hours: Monday through Friday, 8:30 a.m. to 6:00 p.m.
The fax phone number for group 2800 is (571) 273-8300.



David E. Graybill
Primary Examiner
Art Unit 2822